

- [1] Accellera Forum, UVM Resources, <http://forums.accellera.org/files/category/3-uvm/>
- [2] Mentor Graphics, UVM Connect Library, <http://verificationacademy.com/topics/verification-methodology/uvm-connect>
- [3] Accellera Standards, SCE-MI (Standard Co-Emulation Modeling Interface), <http://www.accellera.org/downloads/standards/sce-mi>
- [4] Versatile UVM Scoreboarding, Andersen, Jensen & Steffensen, DVCon Europe 2014
- [5] "IEEE Standard for SystemVerilog – Unified Hardware Design, Specification, and Verification Language." IEEE Std 1800-2012, 2012.